At the Faraday Discussion, in the paper titled 'Neuromorphic computation with spiking memristors: habituation, experimental instantiation of logic gates and a novel sequence-sensitive perceptron model' it was demonstrated that a large amount of computation could be done in a sequential way using memristor current spikes (d.c. response). As these spikes are found in many memristors (possibly all), this novel approach could be highly useful for fast and reproducible memristor circuits. However, questions were raised as to whether these spikes were actually due to memristance or merely capacitance in the circuit. In this longer version of the Faraday Discussion response, as much information as is available from both published and unpublished data from my lab is marshalled together. We find that the devices are likely imperfect 1 arXiv:1812.05976v1 [cs.ET] 14 Dec 2018 memristors with some capacitance, and that the spikes are related to the frequency effect seen in memristor hysteresis curves, thus are an integral part of memristance.
Comment
For the Faraday discussion, R. S. Williams wrote:
'I'm afraid that the devices you show in your paper are not memristors at all, but are in fact leaky capacitors. Just putting some form of titanium dioxide between two electrodes does not meant that you will obtain memristive behaviour if there is some type of ionic species, e.g. O vacancies, that acts as a mobile electronic dopant, or some type of phase change. You have neither in your system, as can be seen in Fig. 1 and thus the capacitance would be ∼135nF. This is a fairly large number, but I did not see the size of the devices in the paper so it is at least plausible.
In principle, you can now build a nearly identical equivalent circuit from a set of standard linear capacitors and resistors, with no memristors involved.
R.S. Williams raises an interesting point: is this observed spike response of a memristor to a voltage step merely explained by a capacitor and resistor in parallel (as he suggests) or is it all explained by memristance, or is it explained by a memristor and capacitor in parallel?
As my memristor devices are physical devices, and not ideal circuit elements, and as they are made of a-TiO 2 3 spin-coated onto sputtered electrodes, they are highly unlikely to be modelled by pure memristor theories. So the question really is, are these devices (and thus the observed behaviour) due to a capacitor-resistor (RC) circuit, or a memristor-capacitor
Since this is such an important point, I will attempt to marshal as much evidence as I 3 have to elucidate which of these possibilities is the correct one. degrees to the first. The TiO 2 layer was 44nm thick, and often appeared slightly pinkish in colour. There are many more details in.
Response
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Figure 2: Memristor devices used in this work, shown in a petri dish for scale. These devices were sputtered onto plastic, but mounted on glass slides for testing than the electrode that was sputtered onto the TiO 2 (gel) layer.
Aside 3: My measurement kit has no leakage R. S. Williams wrote: 'There is an effective parallel resistance in your system, either from leakage through capacitor or from the measurement circuit.' There is no leakage capacitance from the measurement circuit as I used a Keithley electrometer set-up which was rated to very high accuracy and which is designed to test devices, so of course, it will not have capacitance leakage. behaviour was due to a filamentary fuse-antifuse type mechanism, but actually figuring out the mechanism behind all of this was rather difficult and time consuming (and still not settled in the field, see 6 ). I called devices that did triangular switching 'type B' behaviour. These devices tended to have a resistance change of an order of magnitude or more, and never switched at the same point on repeated runs (there was a big problem of reproducibility), which was (and still is, I believe) shared by many other workers in the field.
Curved, or type A behaviour, was what I called the devices that exhibited more 'memristor' type curves (remembering that at the time, memristor scientists were trying to reproduce L. O. Chuas 'figure of 8' curves 7 and ReRAM scientists were doing triangular V-I curves which switched between resistance states), these were pinched hysteresis loops, and they tended to be more reproducible and more likely to stay within the same current magnitude over multiple V-I runs. Using the memory-conservation theory, 8 with the expected electrode widths, we can predict the V-I curves which would be expected in ideal memristors with these characteristics.
By adding in a contact resistance, which was measured from the actual devices at the start of the experiment, we obtain these predicted curves, which have the expected asymmetry, but are pinched.
In this paper 9 (which I believe a draft version is up on arXiv), I then compared the measured hysteresis of the devices with the predicted hysteresis above and found that they were out by a constant ratio.
In that paper, 9 I merely suggested that as this relation was known, the theory could be used with a look up table to usefully predict device properties. From looking at the graphs in this letter, and considering R. S. Williams point, I now believe that the missing hysteresis is that of a capacitor, and that the capacitance increases with device size and I plan to add the capacitance into the model in that paper before publication.
V-I curve summary
So, I have shown that my devices exhibit the pinched memristor curve at high voltages and are thus accepted as being memristors, but that at low voltages, a capacitance can be seen close to 0V which prevents the memristor curves from crossing at 0. A memristor theory models the shape and asymmetry of the devices, but seems to require a capacitance in order 
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The word 'current transient' only means that the current is short-lived and does not actually define the cause (capacitance or memristance). When I first noticed these spikes I asked many memristor researchers if they had seen them in their devices, they had (although many ignored them), so I know that my devices are not unique in having this property (see my papers for when I found published memristor I-t curves). So, it is either the case that some previously observed 'current transients' are memristive in form, or that the frequency effect is due to the capacitance found in non-ideal memristors (which does not fit with L.
O. Chuas equations, of course, as he modelled this effect in ideal memristors), or that R. 
